



Από το CD της MICROCHIP ( file name : 16F87X\_30292b.pdf ) έχουν επιλεγεί χαρακτηριστικά τμήματα για μια πρώτη επαφή, με τον μικροελεγκτή PIC 16F877.

## Διάγραμμα ακροδεκτών



# Δομικό διάγραμμα

FIGURE 1-2: PIC16F874 AND PIC16F877 BLOCK DIAGRAM



## Απεικόνιση των καταχωρητών

**FIGURE 2-3: PIC16F877/876 REGISTER FILE MAP**


						File Address		
	Indirect addr. <sup>(*)</sup>	00h		Indirect addr. <sup>(*)</sup>	80h		Indirect addr. <sup>(*)</sup>	180h
	TMR0	01h		OPTION_REG	81h		OPTION_REG	181h
	PCL	02h		PCL	82h		PCL	182h
	STATUS	03h		STATUS	83h		STATUS	183h
	FSR	04h		FSR	84h		FSR	184h
	PORTA	05h		TRISA	85h			185h
	PORTB	06h		TRISB	86h		PORTB	186h
	PORTC	07h		TRISC	87h			187h
	PORTD <sup>(*)</sup>	08h		TRISD <sup>(*)</sup>	88h			188h
	PORTE <sup>(*)</sup>	09h		TRISE <sup>(*)</sup>	89h			189h
	PCLATH	0Ah		PCLATH	8Ah		PCLATH	18Ah
	INTCON	0Bh		INTCON	8Bh		INTCON	18Bh
	PIR1	0Ch		PIE1	8Ch		EEDATA	18Ch
	PIR2	0Dh		PIE2	8Dh		EEADR	18Dh
	TMR1L	0Eh		PCON	8Eh		EEDATH	18Eh
	TMR1H	0Fh			8Fh		EEADRH	18Fh
	T1CON	10h			90h			190h
	TMR2	11h		SSPCON2	91h			191h
	T2CON	12h		PR2	92h			192h
	SSPBUF	13h		SSPADD	93h			193h
	SSPCON	14h		SSPSTAT	94h			194h
	CCPR1L	15h			95h			195h
	CCPR1H	16h			96h			196h
	CCP1CON	17h			97h			197h
	RCSTA	18h		TXSTA	98h			198h
	TXREG	19h		SPBRG	99h			199h
	RCREG	1Ah			9Ah	General Purpose Register 16 Bytes		19Ah
	CCPR2L	1Bh			9Bh			19Bh
	CCPR2H	1Ch			9Ch			19Ch
	CCP2CON	1Dh			9Dh			19Dh
	ADRESH	1Eh		ADRESL	9Eh			19Eh
	ADCON0	1Fh		ADCON1	9Fh			19Fh
		20h			A0h			1A0h
	General Purpose Register 96 Bytes			General Purpose Register 80 Bytes				General Purpose Register 80 Bytes
		7Fh		accesses 70h-7Fh	EFh F0h		accesses 70h - 7Fh	1EFh 1F0h
Bank 0			Bank 1			Bank 2		Bank 3
					FFh			1FFh

Unimplemented data memory locations, read as '0'.  
 \* Not a physical register.

**Note 1:** These registers are not implemented on 28-pin devices.  
**2:** These registers are reserved, maintain these registers clear.

## Η δομή των εντολών

FIGURE 13-1: GENERAL FORMAT FOR INSTRUCTIONS



## Σχόλια των εντολών

TABLE 13-1: OPCODE FIELD DESCRIPTIONS

Field	Description
E	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
PC	Program Counter
TO	Time-out bit
PD	Power-down bit

## PIC16F87X

**TABLE 13-2: PIC16CXXX INSTRUCTION SET**

Mnemonic, Operands	Description	Cycles	14-Bit Opcode		Status Affected	Notes
			MSb	LSb		
<b>BYTE-ORIENTED FILE REGISTER OPERATIONS</b>						
ADDWF	f, d Add W and f	1	00	0111	dfff ffff	C,DC,Z 1,2
ANDWF	f, d AND W with f	1	00	0101	dfff ffff	Z 1,2
CLRF	f Clear f	1	00	0001	1fff ffff	Z 2
CLRW	- Clear W	1	00	0001	0xxx xxxx	Z
COMF	f, d Complement f	1	00	1001	dfff ffff	Z 1,2
DECF	f, d Decrement f	1	00	0011	dfff ffff	Z 1,2
DECFSZ	f, d Decrement f, Skip if 0	1(2)	00	1011	dfff ffff	1,2,3
INCF	f, d Increment f	1	00	1010	dfff ffff	Z 1,2
INCFSZ	f, d Increment f, Skip if 0	1(2)	00	1111	dfff ffff	1,2,3
IORWF	f, d Inclusive OR W with f	1	00	0100	dfff ffff	Z 1,2
MOVF	f, d Move f	1	00	1000	dfff ffff	Z 1,2
MOVWF	f Move W to f	1	00	0000	1fff ffff	
NOP	- No Operation	1	00	0000	0xx0 0000	
RLF	f, d Rotate Left f through Carry	1	00	1101	dfff ffff	C 1,2
RRF	f, d Rotate Right f through Carry	1	00	1100	dfff ffff	C 1,2
SUBWF	f, d Subtract W from f	1	00	0010	dfff ffff	C,DC,Z 1,2
SWAPF	f, d Swap nibbles in f	1	00	1110	dfff ffff	1,2
XORWF	f, d Exclusive OR W with f	1	00	0110	dfff ffff	Z 1,2
<b>BIT-ORIENTED FILE REGISTER OPERATIONS</b>						
BCF	f, b Bit Clear f	1	01	00bb	bfff ffff	1,2
BSF	f, b Bit Set f	1	01	01bb	bfff ffff	1,2
BTFSC	f, b Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff ffff	3
BTFSS	f, b Bit Test f, Skip if Set	1 (2)	01	11bb	bfff ffff	3
<b>LITERAL AND CONTROL OPERATIONS</b>						
ADDLW	k Add literal and W	1	11	111x	kkkk kkkk	C,DC,Z Z
ANDLW	k AND literal with W	1	11	1001	kkkk kkkk	Z
CALL	k Call subroutine	2	10	0kkk	kkkk kkkk	
CLRWDT	- Clear Watchdog Timer	1	00	0000	0110 0100	$\overline{TO}, \overline{PD}$
GOTO	k Go to address	2	10	1kkk	kkkk kkkk	Z
IORLW	k Inclusive OR literal with W	1	11	1000	kkkk kkkk	
MOVLW	k Move literal to W	1	11	00xx	kkkk kkkk	
RETFIE	- Return from interrupt	2	00	0000	0000 1001	
RETLW	k Return with literal in W	2	11	01xx	kkkk kkkk	
RETURN	- Return from Subroutine	2	00	0000	0000 1000	
SLEEP	- Go into standby mode	1	00	0000	0110 0011	$\overline{TO}, \overline{PD}$
SUBLW	k Subtract W from literal	1	11	110x	kkkk kkkk	C,DC,Z
XORLW	k Exclusive OR literal with W	1	11	1010	kkkk kkkk	Z

- Note 1:** When an I/O register is modified as a function of itself ( e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- 2:** If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.
- 3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

**Note:** Additional information on the mid-range instruction set is available in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023).